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Performance and reliability degradation of CMOS Image Sensors in
Back-Side Illuminated configuration
Andrea Vici, Felice Russo, Nicola Lovisi, Aldo Marchioni, Antonio Casella, Fernanda Irrera
We present a systematic characterization of wafer-level reliability dedicated test structures in Back-Side-Illuminated CMOS Image
Sensors. Noise and electrical measurements performed at different steps of the fabrication process flow, definitely demonstrate that
the wafer flipping/bonding/thinning and VIA opening proper of the Back-Side-Illuminated configuration cause the creation of
oxide donor-like border traps. Respect to conventional Front-Side-Illuminated CMOS Image Sensors, the presence of these traps
causes degradation of the transistors electrical performance, altering the oxide electric field and shifting the flat-band voltage, and
strongly degrades also reliability. Results from Time-Dependent Dielectric Breakdown and Negative Bias Temperature Instability
measurements outline the impact of those border traps on the lifetime prediction.
Index Terms—Backside CMOS Image Sensors, gate oxide traps, performance and reliability degradation, noise and charge
pumping measurements, lifetime prediction.
I. INTRODUCTION
CMOS Image Sensor (CIS) is an array of light-sensitivepixels. Each pixel consists of a photodiode (PD) and
several control MOSFETs. The two configurations today on
the market are sketched in Fig. 1. In the Front-Side Illuminated
(FSI) configuration (Fig. 1a) light first couples with the front
layers, the metal lines and the intermetal dielectrics. This
causes a reduction of the quantum efficiency, especially in
the blue and UV region [1–4]. In the Back-Side Illuminated
(BSI) configuration (Fig. 1b) the metallizations and dielectric
layers lay beyond the PD with respect to the impinging light
[5–7]. BSI technology is necessary for high performance at
pixels sizes of 1.1 µm and smaller [8].
The manufacturing process of image sensors in BSI technol-
ogy is highly complicated, since it requires processing steps
from both sides of the wafer. The process flows of the FSI-
CIS and BSI-CIS are schematically compared in Fig. 1c, where
the FSI flow includes only Step 1 while the BSI flow includes
three additional steps. As one can see, they share the metal
layer deposition (M1-M4), the pads realization with ONO
passivation and the first anneal (Step 1). After the end of Step
1, BSI wafers go through the so called BSI loop consisting
in: wafer flipping, bonding to a handling wafer, mechanical
thinning and the Through-Silicon-Via (TSV) opening (Step 2).
Then, pads, ONO passivation (Step 3) and a final 2H annealing
(Step 4) are realized. TSV technology for the vertical electrical
connection of metal pads is required in order to have optical
elements and the bond pads on the same side of the wafer.
Complexity and high manufacturing process cost represent
main challenges for an outright use of the BSI technology. In
addition, the BSI sensors suffer from long term performance
degradation when compared to the FSI. In the last few years,
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some practical tricks have been proposed to overcome the
problem of the BSI reliability degradation. As an example, a
backside process engineering was proposed, which allows ef-
fective repassivation during the final hydrogen anneal covering
the backside of the wafer with a SiN layer acting as hydrogen
diffusion barrier [9]. Another approach consists in opening in
the back-side of the wafer a suitable pattern of deep-trenches
that, passing through the passivation layers and the silicon
substrate, land on the inter-level metal dielectrics. These
trenches favor the flow of passivating specie (H, 2H) directly
to the silicon active area [10]. These empirical solutions aim
to achieve acceptable device reliability, but do not shed light
on the origin of the reliability degradation.
In this work, we get a deeper insight into the underly-
ing physics of performance and reliability issues of BSI-
CIS wafer-level reliability structures performing in-line pa-
rameter tests. The paper is organized as follows. Section II
reports the results of systematic charge pumping and noise
measurements, showing that a density of donor-like border
traps is present in the gate oxides of BSI configuration [11],
while it is absent in FSI. The oxide trap profile is extracted
from experiments. In Section III we perform in-line electrical
measurements during the BSI manufacturing process and we
demonstrate that those traps are generated during the BSI
loop. In the same Section we characterize their impact on
MOSFETs electrical performance and successfully simulate
current curves by using the extracted oxide trap profile in
Sentaurus TCAD. In Section IV we report on the influence
of those traps on the lifetime prediction obtained using Time-
Dependent-Dielectric-Breakdown (TDDB) and Negative-Bias-
Temperature-Instability (NBTI) tests.
II. CHARGE PUMPING AND NOISE MEASUREMENTS
The wafer test structures are arranged in the scribe line
regions between the individual dies on the wafer. Each scribe
line has a width of 100 µm. All the studied transistors (Tx)
of the wafer test structures featured a 6.8 nm SiO2 gate oxide
thickness. A schematic cross-section of the devices under test
and their location along a scribe line is sketched in Fig. 2.
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A TSV for the vertical electrical connection of metal pads
is etched and then filled with aluminium. The TSV passes
through the passivation layers and the silicon substrate and
finally lands on the first metal line. The TSV opening is
realized during the BSI-loop (Step 2 in Fig. 1c).
A. Charge Pumping
Charge Pumping (CP) is a powerful and well known
technique for characterizing the Si/SiO2 interface of MOS
systems, measuring the density of interface states. We per-
formed Spectroscopic-CP (S-CP) measurements on n-channel
Tx (Area=212.52 µm2), which allows deriving information on
the energy distribution of surface states in a large part of the
silicon energy gap [12]. The gate bias was increased from -
3.5 V up to 0.5 V, superimposing a train of trapezoidal pulses
with amplitude ∆VG=2.5 V and rise/fall times in the range 8
ns÷10 ms. S-CP consists in monitoring the two values of bulk
charge pumping current Icp obtained with two different rise
times (tr1<tr2) keeping the fall time tf constant, and vice versa.
The difference between the two Icp values is proportional
to the energy band gap scanned by the gate signal. Calling
spectroscopic signal (Sr) the energy window defined by tr1
and tr2, it can be demonstrated that:
Sr(tr1, tr2) = Icp(tr2, tf )− Icp(tr1, tf )
= qfAeffDit(Eor)kBT · ln
(
tr2
tr1
)
, (1)
where q is the electronic charge, f the gate signal frequency,
Aeff is the effective area and Dit(Eor) the interface density
associated to the mean energy level Eor, which is the energy
window defined by tr1 and tr2:
Eor = Ei + kBT ln
[
σpvthni
|VT − VFB |
∆VG
(tr1 + tr2)
2
]
, (2)
where σp is the capture cross section of holes, vth the thermal
velocity of carriers and ni the intrinsic carrier concentration.
b)a)
R G B
Interaction surface
Microlens
Passivation layer
Metal lines
Active area
c)M1-M4 Pass/Pad Anneal
M1-M4 Pass/Pad Anneal
Step 1
BSI-loop
Step 2
Pass/Pad
Step 3
Anneal
Step 4
FS
I
B
SI
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Fig. 2. Cross section of a BSI scribe line where the transistors under test are
located. Sketch of the TSV landing onto the M1.
Keeping the rise time tr constant and changing the fall times
between tf1 and tf2, one obtains in a similar way:
Sf (tf1, tf2) = Icp(tr, tf1)− Icp(tr, tf2)
= qfAeffDit(Eof )kBT · ln
(
tf2
tf1
)
(3)
and
Eof = Ei+kBT ln
[
σnvthni
|VT − VFB |
∆VG
(tf1 + tf2)
2
]
, (4)
where Sf is spectroscopic signal associated to the energy
window tf1 and tf2 , Dit(Eof ) the interface density associated
to the mean energy level Eof , corresponding to the same
window and σn is the electron capture cross section.
Using σn = σp = σ =10-15 cm2, in the BSI we found a density
of interface states around mid-gap of 1010-1011 cm-2eV-1,
progressively increasing toward the band edges. This is shown
in Fig. 3.
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Fig. 3. Interface state density of the BSI configuration extracted from S-CP.
Then, we performed frequency resolved charge pumping
(f-CP), which is the extension of the CP technique to low
frequency. f-CP can characterize traps located close to the
Si/SiO2 interface [13]. It consists in performing multiple CP
measurements at various frequencies and monitoring Icp. If
only fast interface traps are present, the recombined charge
per cycle Qcp = Icp/f is frequency-independent because all
the states in the pumping window can exchange carriers and
thus take a part in the charge pumping cycle. If border traps
are present, Qcp increases with decreasing frequency, because
carriers tunneling from/to silicon can be captured/emitted. In
Fig. 4a, the measured Icp values in BSI are drawn as a
function of signal frequency, while in Fig. 4b the calculated
recombined charge for the two CIS configurations is displayed.
In the BSI configuration the charge exhibits an increase below
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the cut-off frequency f0 ∼ 3 KHz, while in FSI it remains
approximatively flat in the whole frequency range. The trap
distribution can be extracted from f-CP data as a function of
the maximum tunneling distance xm by using literature models
based on elastic tunnel approximation [14]:
Dbt(xm) = −
1
qλnA∆E
dQcp
dln(f)
(5)
and
xm = λn · ln
(
σnnvth
2f
)
(6)
where A is the gate area, ∆E is the energy swept at the
interface and λn is the attenuation coefficient predicted by
the Wentzel-Kramers-Brillouin (WKB) theory. So, λn can be
expressed as:
λn =
}√
2mnΦn
, (7)
being } the reduced Planck’s constant, Φn the tunneling barrier
and mn the effective electron mass. Calculations using eq.
7 for the Si/SiO2 system yield λn=10 nm. Fig. 5a shows
the maximum tunneling distance xm calculated in our case
according to eq. 6 as a function of the measurement frequency,
reaching a value xm ≈1.8 nm at f=100 Hz. In Fig. 5b the
exponential trap density profile calculated by using eq. 5 and
6 after uniform energy integration along the energy gap is
reported. The densities of oxide traps in FSI and BSI are
comparable going towards the interface (where the BSI density
is 1010-1011 cm-2eV-1, as shown in Fig. 3), while they differ
consistently going inside over a tunneling distance from the
interface. The exponential interpolating equation is indicated
in the legend of Fig 5b for the BSI. It reaches the value of
2x1017 cm-3 at 1.8 nm, three orders of magnitude greater than
in the FSI configuration. In conclusion, we can state that in BSI
a relevant density of border traps is present within a tunneling
distance, not found in FSI.
B. Noise Measurements
Noise characterization, especially at low-frequency, repre-
sents a real powerful diagnostic tool in MOS devices to in-
vestigate the quality of Si/SiO2 interfaces and defectiveness of
gate oxides [15–17]. We performed low frequency noise (LFN)
measurements on the drain current in n-channel Tx (Area= 3.6
µm2), increasing the gate voltage from the threshold condition.
As shown in Fig. 6, the normalized Power Spectral Density
(PSD) of the drain current SID/I
2
D in BSI shows the typical
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Fig. 4. a) Charge pumping current in BSI. b) Charge per cycle vs. frequency
obtained with f-CP.
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Fig. 5. a) Maximum tunneling distance calculated using eq. 6 assuming
σ=1·10-15 cm-2 and vth=2.2·107 cm·s-1. b) Border trap density extracted from
f-CP measurements (symbols) as function of the calculated distance from the
interface for BSI (red triangles) and FSI (yellow circles).
1/fγ flicker noise trend, with γ ranging between 0.7 and 1.4.
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Fig. 6. Normalized spectral density of the drain current noise in BSI
configuration as a function of frequency varying the overdrive.
the origin of the 1/f noise in the conductance of MOSFETs.
The number fluctuation model assumes that the fluctuations
originate from the random trapping and detrapping processes
of channel carriers in oxide traps located close to the interface
[18]. The normalized drain current noise can be thus written
as:
SID
I2D
=
q2kBTNt
fγWLC2ox
g2m
I2D
, (8)
where gm = ID/(VG−VT ) is the transconductance calculated
in linear region, Nt is density of traps in the gate dielectrics
within xm and Cox the gate capacitance per unit area. The
frequency exponent γ deviates from 1 if the oxide trap density
is not uniform in depth from the interface.
The mobility fluctuations model assumes that the noise is
due to fluctuations of the carrier mobility in the channel
through the variation of the cross section entering the collision
probability, likely due to phonon scattering [19]. By using this
approach, the PSD of the drain current can be written as:
SID
I2D
=
qαHµeffVDS
fWL2ID
(9)
where αH is the so called Hooge parameter and µeff the
effective mobility. In our case, the model of carrier number
fluctuations holds, as outlined in Fig. 7a where the SID/I
2
D
values measured in BSI are displayed against ID with red sym-
bols, while the solid line represents the (gm/ID)2 dependence
and the dashed line the 1/ID dependence. The results indicate
a prevalence of the mechanism of carrier number fluctuations
due to trapping/detrapping, rather than fluctuations of carrier
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Fig. 7. a) Variation of the normalized drain-current noise versus drain
current for the BSI configuration. The solid line indicates a dependence on
(gm/ID)
2, the dashed line the linear dependence on 1/ID. b) Nt extracted at
the same frequency with eq. 8 against the γ coefficient.
mobility. In the carrier number fluctuations (eq. 8) there is
one completely free parameter, i.e. the total density of oxide
traps within xm=1.8 nm (Nt), while the other parameter (γ)
varies between 0.7 and 1.4 in our case. Plotting the Nt values
calculated at 100 Hz against the γ coefficient in that range, one
obtains the curve drawn in Fig. 7b for the BSI configuration,
where the average density of oxide traps within 1.8 nm is
around 1018 cm-3. Comparing this result obtained from LFN
measurements with the trap distribution obtained with f-CP
technique (Fig. 5b) the agreement is very satisfactory, since
the density of traps obtained with LFN measurements includes
all the contributions, from the interface to 1.8 nm, while the
distribution drawn in Fig. 4b increases from the interface to
1.8 nm, where it reaches the value 2x1017 cm-3.
Random Telegraph Noise (RTN) in small area transistors is
commonly attributed to random capture and release of carriers,
which cause a fluctuation between two or more levels in the
drain current. We performed RTN measurements on small
area n-channel Tx (A=0.064 µm2) measuring the ID current
in the bias condition VDS=200 mV for different values of
Vov=VG-VT in the interval 100-300 mV. The experiment lasted
5 seconds. In FSI configuration the RTN could not be detected.
In the BSI configuration a switch between two main current
levels, namely ID-high=4.625 µA and ID-low=4.575 µA (∆ID=
50 nA) was clearly seen. A zoom of the traces are displayed
in Fig 8. The stay times in the high and low current levels are
indicated, respectively, with τh and τl.
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Fig. 8. Zoom of the RTN traces recorded on a BSI sample with VDS=200
mV, varying Vov from 100 to 300 mV.
Drawing the counts of τh and τl for each value of Vov
as a function of time, one finds an exponential distribution,
as predicted by theory [20]. This is shown in Fig 9 for
Vov=100mV. We define τ h and τ l the characteristic times
extracted by the exponential fits of the type exp(−t/τ h) and
exp(−t/τ l), drawn in the same figures. Fig. 10a and 10b report
the τh and τl distributions for all the Vov values (symbols) and
the relative exponential fits (dashed lines), and in Fig. 10c the
ratio between the extracted values of τ h and τ l is displayed as
a function of the overdrive. Results indicate that τh increases
with Vov while τl decreases, so that the ratio τ h/ τ l increases
as well.
In other words, widening the channel and increasing the
number of carriers, ID stabilizes at the high value. We can
conclude that, at each bias conditions, ID-high is the stable
current level, while ID-low is an unstable level. We are in the
presence of a noise source which is appreciable only when
the channel carrier number is low and is negligible when
the channel carrier number is high, and carriers interact with
donor-like traps (positively charged when empty and neutral
when an electron is captured).
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Fig. 9. Distributions of a) high and b) low times for the RTN measured at
VOV= 100 mV and their exponential fits.
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III. CHARACTERIZATION BEFORE/AFTER THE BSI-LOOP
In this Section, we demonstrate that the additional border
traps found in the BSI configuration are created during the
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BSI-loop. To this aim, we stopped the BSI fabrication process
before the BSI-loop and, on the same sample, after the BSI
loop, performing ID-VG and IG-VG measurements on the n-
channel Tx (Area=3.6 µm2). It is worth noticing that the BSI
process flow interrupted before the BSI-loop coincides with
the FSI process flow.
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Fig. 11. a) ID-VG curves measured during the BSI process flow, after (red
line) and before (black line) the BSI-loop. b) ID-VG curves simulated with
Sentaurus TCAD when the distribution of positive charge drawn in Fig. 5b is
present in the oxide (red line) and when no charge is present (black line).
In Fig. 11a the two ID-VG curves measured at VDS= 50
mV are reported. As one can see, after the BSI-loop, a
leftward translation of the curves takes places indicating the
presence of positive charge in the oxide, with a measured
shift of the threshold voltage ∆VT=23 mV. The capacitance
per unit area being Cox=5.08x10-7 F/cm2, the additional oxide
charge density (∆Q) after the BSI-loop is ∆Q = 1.6x10-8
C/cm2. To confirm that this result is coherent with the border
traps distribution found with f-CP, we performed Sentaurus
TCAD simulations, using the structure depicted in Fig. 12.
In one case the oxide was ideal with no charge inside, in
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Fig. 12. 2D cross-section of the device and the mesh used in Sentaurus TCAD
simulations.
the other case we introduced the exponential distribution
of positive charge drawn in Fig.5b up to a distance xm
=1.8 nm from the interface. The simulated ID-VG curves
are drawn in Fig. 11b. As a result, simulations yielded a
shift ∆VT,sim= 25 mV, in agreement with the measured shift.
Thus, we can definitely affirm that during the loop of wafer
flipping/bonding/thinning/VIA opening an exponential distri-
bution of positively charged border traps is created. The same
ID-VG curve shift corresponds to a charge centroid of 1.6·10-8
C/cm2 at 1.7 nm from the Si/SiO2 interface.
The IG-VG curves are drawn in Fig. 13a. As one can see,
after the BSI-loop the low field conduction is lower than
before. For example, defining the quantity R as the ratio
IG,before/ IG,after between the measured current values, at VG=+1
we find R=6.76. Assuming that the low-field conduction is
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Fig. 13. a) IG-VG curves measured during the BSI process flow, before and
after the BSI-loop. b) Band diagram of the gate stack at VG= +1 V when a
charge centroid is located at 1.7 nm from the Si/SiO2 interface (red line) and
when no charge is present (black).
due to trap-assisted-tunnel (TAT) and having demonstrated that
trap density is higher after the BSI-loop than before, we can
explain this behavior of the gate current with a reduction of
the electric field after the BSI-loop. We made electrostatic
simulations of the gate stack before and after the BSI-loop.
In the first case, we assumed no charge inside the oxide. In
the second case, we introduced a positive charge centroid of
1.6x10-8 C/cm2 at 1.7 nm from the Si/SiO2 interface. Then, we
biased the capacitor with VG= +1 V. The two band diagrams
are depicted in Fig. 13b: the black line refers to the oxide
bending before the BSI-loop and the red line refers to the
oxide bending after the BSI-loop. The trap centroid is outlined
with the dashed red line. The potential distortion due to traps
has been emphasized for the sake of clarity. The calculated
profiles of the electric field in the same bias conditions are
reported in Fig. 14a and Fig. 14b versus the distance from the
Si/SiO2 interface. In the case of no charge in the oxide (before
the BSI loop), the electric field is E0=1.55 MV/cm. After the
BSI-loop, the electric field modifies: electrons injected from
the channel first tunnel a barrier of 1.7 nm in an electric field
which is 1.8% higher than E0, but then they have to pass
through a much thicker barrier (5.1 nm) with an electric field
which is 1.2% lower than E0. Then, those field profiles have
been used for simulating tunnelling at VG= +1 V, before and
after the BSI-loop. The 1.7 nm thick barrier after the BSI loop
is tunneled directly, while in the remaining 5.1 nm barrier and
in the 6.8 nm thick barrier before the BSI loop we assumed
TAT mechanisms. TCAD simulations indicated that adding the
charge centroid at 1.7 nm from the Si/SiO2 interface reduces
the conduction. Simulations at VG=+1 V yielded a value of the
ratio Rsim= 6.56, in excellent agreement with the experiment
(R=6.76).
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Fig. 14. Electric field profiles calculated in the case: a) no charge in the oxide
and b) 1.6·10-8 C/cm2 at 1.7 nm from the Si/SiO2 interface.
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IV. LIFETIME PREDICTION USING TDDB AND NBTI
In this Section, we discuss the prediction of lifetime made
after standard reliability tests of TDDB and NBTI on FSI and
BSI configurations.
TDDB measurements were performed on n-channel Tx at
125◦C, applying a gate stress voltage Vstress in the range +7
÷ +7.6 V.
For each Vstress several samples were tested and the time-to-
breakdown was measured adopting the three criteria defined in
the JEDEC standard JESD92 [21]. For each stress condition,
the fit of the Weibull distribution of the time-to-breakdown
values gave the corresponding Time-to Failure (TTF). Then,
the TTFs were plotted vs. Vstress in a log-log scale and the
lifetime at the operating gate voltage was extrapolated with a
power law (E-model [22]).
NBTI measurements were performed on p-channel Tx at
125◦C, applying Vstress in the range -3 ÷ -4 V. Again, several
Tx were tested. Following the JEDEC standard JESD90 [23],
in this case, lifetime is defined as the stress time required to
have a 10% shift of the nominal VT. The VT shift has a power
law dependence on the stress time and the lifetime value at
the operating gate voltage could be extrapolated.
Values of lifetime prediction averaged over 20 wafers are
shown in Tab. I.
TABLE I
LIFETIME PREDICTIONS FOR BSI CONFIGURATION RESPECT TO FSI.
TDDB lifetime
(average over 20 wafers)
NBTI lifetime
(average over 20 wafers)
FSI (a.u) 1 1
BSI/FSI 10-3 0.067
The FSI configuration is our reference and its lifetime is
reported in arbitrary units. The BSI lifetime predicted after
TDDB test is 0.001 times that of FSI while after NBTI test it is
0.067. To understand the reason of this apparent incongruence,
we sketched the band diagram of the BSI gate stack during
the TDDB test (VG=+7 V) in Fig. 15a. The substrate is under
strong inversion and the oxide barrier is only 3 nm thick.
Therefore, in this case, the additional border traps consistently
enhance trap-assisted-tunnel through the barrier respect to the
case without traps. In consequence, the oxide degradation is
faster in BSI than in FSI. This is the reason why the lifetime
prediction based on TDDB is strongly sensitive to the presence
of border traps.
Regarding the NBTI on p-channel Tx, the n-doped substrate
is under inversion (see Fig. 15b, VG =-3 V). Surface holes
interact with the interface, breaking Si-H bonds and releasing
H+ ions, which tend to migrate into the oxide creating new
traps. Here, the hydrogen ions, and not the surface carriers,
are mainly responsible for the oxide degradation. So, we
expect that Si-H bond breaking has the same rate in FSI and
BSI. Border traps can play a minor role in weakening the
surrounding bonds and thus favouring both the H+ driven bond
rupture and the creation of new traps around them. This is
the reason why the lifetime prediction based on NBTI is less
sensitive to the presence of border traps.
VG=7 V
a) b)
H+
H+H+
H+
VG= -3 V
Fig. 15. Band diagram of the BSI gate stack during (a) TDDB test (VG=7
V), (b) NBTI test (VG=-3 V).
V. CONCLUSIONS
We presented a systematic characterization of wafer-level
reliability dedicated test transistors in Back-Side-Illuminated
CMOS Image Sensors. Noise and charge pumping measure-
ments denoted the presence of donor-like border traps in
the gate oxide, which were absent in the Front-Side Illumi-
nated configuration. The trap density follows an exponential
dependence on the distance from the interface and reaches
the value 2x1017 cm-3 at 1.8 nm. Electrical measurements
performed at different steps during the manufacturing process
demonstrated that those border traps are created during the
process loop of the Back-Side configuration, consisting of
wafer upside flipping, bonding, thinning and VIA opening.
Traps warp the oxide electric field and shift the flat-band
voltage with respect to the Front-Side configuration, as if a
positive charge centroid of 1.6x10-8 C/cm2 at 1.7 nm was
present in Back-Side configuration, altering the drain and
gate current curves. Experimental results were successfully
simulated using commercial TCAD once that trap distribution
was introduced in the oxide.
We found that the donor-like border traps affect also the
Back-Side device long term performance. Time Dependent
Dielectric Breakdown and Negative Bias Temperature Insta-
bility measurements were performed to evaluate lifetime. As
expected, the role of border traps in the lifetime prediction
is different in the two cases, but the reliability degradation
of Back-Side with respect to Front-Side-Illuminated CMOS
Image Sensors is evident in any case.
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